|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
november 2010 doc id 15447 rev 4 1/37 AN2941 application note 19 v - 75 w smps compliant with latest energy star ? criteria using the l6563s and the l6566a introduction this application note describes the characteristics and the features of a 75 w reference board (p/n evl6566a-75wes4), tailored on specifications of a typical high-end portable computer power supply. the peculiarities of this design are the very high efficiency at light load and the excellent global efficiency for a two-stage architecture. the high efficiency at high load is achieved by not using synchronized rectification at the secondary side and therefore offering a very cost-effective solution. efficiency during active-load and light-load operation are compliant with energy star ? eligibility criteria for both external (epa rev. 2.0 eps) and computer in tegrated (epa rev. 4.0 computers) power supply. in addition this design is even compliant with the latest computer document (epa rev. 5.0 computers) whose effective date is july 2009. figure 1. l6566a and l6563s-75w energy star ? compliant adapter demonstration board (p/n evl6566a-75wes4) www.st.com
contents AN2941 2/37 doc id 15447 rev 4 contents 1 main characteristics and cir cuit description . . . . . . . . . . . . . . . . . . . . . 5 2 efficiency measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3 harmonic content measurement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4 functional check . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 5 thermal map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 6 conducted emission pre-compli ance test . . . . . . . . . . . . . . . . . . . . . . 24 7 bill of material . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 8 pfc coil specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 9 transformer specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 10 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 AN2941 list of tables doc id 15447 rev 4 3/37 list of tables table 1. overall efficiency comp ared to ?epa rev. 2.0 eps? . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 2. overall efficiency co mpared to ?epa rev. 4.0 comp uters? . . . . . . . . . . . . . . . . . . . . . . . . . 13 table 3. overall efficiency co mpared to ?epa rev. 5.0 comp uters? . . . . . . . . . . . . . . . . . . . . . . . . . 14 table 4. output voltage at ovp intervention vs. input voltage and output power . . . . . . . . . . . . . . 22 table 5. thermal maps reference points . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 table 6. bill of material . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 7. pfc coil winding data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 8. transformer winding data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 9. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 list of figures AN2941 4/37 doc id 15447 rev 4 list of figures figure 1. l6566a and l6563s-75w energy star? compliant adapter demonstration board (p/n evl6566a-75wes4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 figure 2. typical transition mode pfc electrical diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 3. sensorless pfc electrical diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 4. sensorless pfc operation theory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 5. electrical diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 figure 6. light-load efficiency measurements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 figure 7. evl6566a-75wes4 compliance to en61000-3-2 standard at 230 vac-50 hz, full load . . 15 figure 8. evl6566a-75wes4 compliance to jeita-miti standard at 100 vac-50 hz, full load. . . . 15 figure 9. flyback stage waveforms at 115 v-60 hz - full load. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 10. flyback stage waveforms at 230 v -50 hz - full load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 11. flyback stage waveforms at 115 v-60 hz - 20 w load . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 12. flyback stage waveforms at 230 v -50 hz - 20 w load . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 figure 13. no-load operation at 90 v-60 hz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 14. no-load operation at 265 v-50 hz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 figure 15. transition full load to no load at 265 vac-50 hz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 16. transition no load to full load at 265 vac-50 hz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 17. short-circuit at full load and 230 vac - 50 hz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 9 figure 18. short-circuit details at full load and 230 vac - 50 hz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 19. evl6566-75wes4 pfc open loop at 115 vac-60 hz - full load . . . . . . . . . . . . . . . . . . . . 20 figure 20. flyback open loop at 230 v-50 hz half load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 21. flyback open loop at 230 v-50 hz half load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 22. flyback open loop - restart option 230 vac 50 hz - half load . . . . . . . . . . . . . . . . . . . . . . . 21 figure 23. thermal map at 115 vac-60 hz - full load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 24. thermal map at 230 vac-50 hz - full load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 25. ce average measure at 115 vac and full load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 26. ce average measure at 230 vac and full load . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 27. pfc coil electrical diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 figure 28. pfc coil mechanical aspect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 figure 29. transformer electrical diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 figure 30. transformer winding cross view . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 figure 31. transformer mechanical aspect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 AN2941 main characteristics and circuit description doc id 15447 rev 4 5/37 1 main characteristics and circuit description the main features of the smps are listed as follows: universal input mains range: 90 264 vac - frequency 45 65 hz output voltage: 19 v at 4 a continuous operation mains harmonics: according to en61000-3-2 class-d or jeita-miti class-d standby mains consumption: < 0.14 w at 230 vac active load average efficiency: better than 87% without synchronous rectification emi: according to en55022-class-b safety: according to en60950 dimensions: 78 x 170 mm, 25 mm maximum height of components pcb: single-side, 70 m, cem-1, mixed pth/smt the circuit is composed of two stages: a front-end pfc using the l6563s and a flyback converter based on the l6566a. the cv/cc controller tsm1014 allows the correct current limitation on the secondary side. the flyback stage works as master and it is dedicated to control the circuit operation including the standby and protections. additionally, it switches on and off the pfc stage by means of a dedicated pin (vcc_pfc), thus helping to achieve an excellent efficiency even at light load, with low complexity. pfc stage the main function of the pfc is to keep the current absorbed from the power line tracking the line voltage to comply with the en61000-3-2 or other similar regulations and to regulate the output voltage of the boost stage powering the downstream converter. therefore, it is necessary to sense the pfc output voltage as well as the input coming from the mains and feed these two signals to the controller. the simplest way to implement these functions is to sense both input and output voltage through two resistor dividers as shown in figure 2. these resistors are in the m range (6.6 m for the input divider and 2 m for the output divider of the example in the figure), however their power dissipation, which is negligible at full load, becomes significant at light load. even if the pfc is turned off at light load, the power dissipation of the two dividers is always there. additionally, at light load both the input and the output voltages become very close to the peak value of the rectified mains because the input and output capacitors act as peak detectors of the rectified mains voltage. considering the worst case for power consumption, once the smps is working at european mains range, the power dissipation of these two dividers can be easily calculated as follows: for example, if we calculate the impact of these losses with a 1 w output load, these two circuits affect the overall efficiency by about 7%. ( ) mw 16 m 6 . 6 2 v 230 r v p 2 mult 2 in mult = ? = = ( ) mw 53 m 2 2 v 230 r v p 2 mult 2 out fb = ? = = main characteristics and circuit description AN2941 6/37 doc id 15447 rev 4 figure 2. typical transition mode pfc electrical diagram to overcome this problem, in this board a ?sensorless? pfc solution has been implemented ( figure 3 ). the information relevant to input and output voltages is provided to the pfc controller l6563s by an auxiliary winding of the boost inductor. figure 3. sensorless pfc electrical diagram 6.6 mb 2 mb l6563s l6563s AN2941 main characteristics and circuit description doc id 15447 rev 4 7/37 operation of the ?sensorless pfc? is explained as follows, referring to figure 4 : a) during the mosfet off-time the voltage applied across the boost inductance is the difference between the output and the input voltage. so d 2 is reverse biased and c 2 is charged via d 1 to: where n is the winding turns ratio. b) during the mosfet on-time the voltage applied across the boost inductor is v in (with reversed polarity) so d 1 is reverse biased and the capacitor c 1 is charged via d 2 to a voltage equal to: hence, properly selecting the time constant of the circuit, we can use the voltage across c 1 to feed the multiplier input of the l6563s becau se it is information about the instantaneous value of the input voltage which is needed by the control part to shape the input current. figure 4. sensorless pfc operation theory c) because c 3 is in parallel to the series of c 1 and c 2 , the voltage at which it is charged is proportional to the pfc output voltage and can be used to get the output voltage feedback signal: of course the c 3 time constant has to be signif icantly longer than that of c 1 and c 2 in order to feed a stable feedback signal into the pfc controller error amplifier. n v v v in out 2 ? = n v v in 1 = n v n v n v v v out in in out 3 = + ? = main characteristics and circuit description AN2941 8/37 doc id 15447 rev 4 during light-load operation the pfc controller is stopped by the pwm controller, so the mosfet doesn?t switch and there is no refl ected voltage on the auxiliary winding. c 1 , c 2 and c 3 are no longer charged and discharged and so both the multiplier and the feedback networks do not dissipate. the divider r3, r5, r11, r10 and r19, direct ly connected to the output voltage, is dedicated to protect the circuit in case of output overvoltage or open loop via pin pfc_ok (#7). tracking boost option to maximize overall efficiency the pfc makes use of the ?track ing boost option?. with this function implemented the pfc dc output voltage changes proportionally to the mains voltage. the l6563s can implement this functi on by just adding a resistor (r30) connected to the dedicated pin (tbo, #6). furthermore, the tracking boost option allows the use of a smaller (and cheaper) inductor. in this case a 400 h inductor has been used while, with a fixed output voltage pfc working at similar operating frequency, a 700 h inductor is needed. fast voltage feed-forward the voltage on the l6563s vff pin (#5) is the peak value of the voltage on mult pin (#3). the rc network (r34, c21) connected to vff co mpletes the peak-holding circuit. this signal is necessary to derive information from the rms input voltage to compensate the loop gain that is mains voltage dependent. generally speaking, if the time constant is to o small, the voltage generated is affected by a considerable amount of ripple at twice the ma ins frequency, causing distortion of the current reference (resulting in high thd and poor pf). if the time constant is too large there is a considerable delay in setting the right amount of feed-forward, resulting in excessive overshoot or undershoot of the pre-regulator's output voltage in response to large line voltage changes. to overcome this issue, the l 6563s implements the new fast vff function. as soon as the voltage on the vff pin decreases from a set threshold (40 mv typically), a mains dip is assumed and an internal switch rapidly discharges the vff capacitor via a 10 k resistor. thanks to this feature it is po ssible to set an rc circuit with a long time constant, assuring a low thd, and keeping a fast response to the mains dip. flyback power stage the downstream converter, acting as the master stage, impl ements the st l6566a (u6), a new dedicated current mode controller. the ic operates in quasi-resonant mode detecting the transformer demagnetization by pin zcd (#11). r42 on pin osc (#13) sets the maximum switching frequency at about 125 khz . this value has been chosen to limit the switching losses. due to the fact that the maximum switching fre quency is imposed, the converter operates in discontinuous conduction mode during light-load operation. thanks to the l6566a valley skipping function, even in this condition, the flyback operate s in valley switching, reducing switching losses. the mosfet is a standard 800 v, stf7nm80, housed in the to-220fp package, needing just a small heat sink. the transformer is layer type, using a standard ferrite size eer35. the transformer, designed according to en60950, is manufactured by tdk. the flyback reflected voltage is ~130 v, providing enough room for the leakage inductance voltage spike with still margin for reliability of the mosfet. the rectifier d8 and the transil d4 clamp the peak of the leakage inductance voltage spike at mosfet turn-off. AN2941 main characteristics and circuit description doc id 15447 rev 4 9/37 the output rectifiers are two dual center tap schottky diodes (d7 and d5) in parallel. they have been selected according to the maximum reverse voltage, forward voltage drop and power dissipation. the snubber made up of r14, r66 and c8 damps the oscillation produced by the diode capacitance and the l eakage inductance. a small lc filter has been added on the output, filtering the high frequency ripple. d17, r75r78, q10 and q15 implement an output voltage ?fast discharge? circuit, discharging quickly the output capacitors wh en the converter is turned off. it has been implemented to quickly decrease the residual ou tput voltage after the converter is turned off at no load. startup sequence the circuit is designed so that at startup t he flyback starts first, then it turns on the pfc stage controlling the l6563s via the vcc_pfc pin. therefore, the flyback stage is designed to manage at startup the full output power over the entire input voltage range because it must guarantee the regulation of the output voltage even during load transitions when the load is increasing but the pfc is still not yet de livering the nominal output voltage. of course this condition can be ma intained only for a short time, typi cally tens of m illiseconds, because the flyback is not designed to sustain this cond ition from a thermal point of view. the flyback controller l6566a pin #1 (hv) is directly conne cted to the bulk capacitor. at startup, an internal high voltage current source charges c32 and c33 until the l6566a turn-on voltage threshold is reached, then the high voltage curr ent source is automatically switched off. as the ic starts switching it is initially supplied by c32 and c33, then th e transformer auxiliary winding (pins 8-9) provide the voltage to powe r the ic. afterwards, according to the load level monitored by the comp pin, the l6566a activates the l6563s powering it via the vcc_pfc pin. because the l6566a integrated hv startup circui t is turned off and therefore not dissipative during normal operation, it contributes significantly to reducing power consumption when the power supply operates at light load which in turn contributes significantly in meeting worldwide standby standar ds currently required. brownout protection brownout protection prevents t he circuit from working with abnormal mains levels. it can be easily achieved using pin #16 (ac_ok) of t he l6566a. d6, q3, c23, r7, r12, r26, r62 and r64 implement a circuit sensing the mains voltage peak value and feed it into l6566a pin #16. an internal comparator then enables the ic operations if the mains level is correct, within the nominal limits. if the input voltage is below 90 vac the startup of the circuit is inhibited, while the turn-off voltage has been se t at the voltage reached by the bulk capacitor after the hold-up time. the internal comparator has in fact a hysteresis allowing the l6566a turn-on and turn-off voltage to be set independently. sensing the mains voltage before the input rectifier is a less dissipat ive solution with respect to sensing the bulk voltage. in addition it allows faster restart because there is no need to wait for the bulk capacitor to discharge. the l6563s has a similar protection on the run pi n (#10) but in this schematic it is not used because in this architec ture it acts as slave, therefore th e main controls are managed by the flyback stage. main characteristics and circuit description AN2941 10/37 doc id 15447 rev 4 output voltage feedback loop the output regulation is done by means of two control loops, a voltage and a current loop working alternatively. a dedicated control ic, the tsm1014 (u5), has been used. it integrates two operational amplifiers (used as error amplifiers) and a precise voltage reference. the output signal of the error amplifiers drives an optocoupler sfh617a-4 (u3) to get the required insulation of the secondary side and modulating the voltage on comp pin (#9) of the l6566a. l6566a current mode control and voltage feed-forward function r52 and r53 sense the q5 mosfet current of the flyback and the signal is fed into pin #7 (cs) connected to the pwm comparator. this si gnal is compared with the comp (pin #9) signal which is coming from the optocoupler. the maximum power that the converter can deliver is set by a comparator limiting the peak of the primary current, comparing the cs and an internal threshold (v csx ). if the current signal exceeds the threshold, the comparat or limits the mosfet duty cycle, hence the output power is also limited. because the maximum transferable power depends on both the primary peak current and the input voltage, in order to keep almost con stant the overload set poi nt that would change according to flyback input voltage, the l6566a implements a voltage feed-forward function via a dedicated pin. hence, v csx is modulated by the voltage on pin #15 (v ff ) sensing the bulk voltage by a resistor divider. a higher voltage causes a smaller v cs,max so that the maximum power can be kept almost constant at any input voltage. l6566a short-circuit protection in case of short-circuit, an internal comparat or senses the comp pin after the so ft-start at which time the comp pin goes high, activating an internal current source that restarts charging the soft-start capacitor from the initial 2 v level. if the voltage on this pin reaches 5 v, the l6566a stops the operation and enters in the ?hiccup mode?. the l6566a restarts with a startup sequence when the vcc voltage drops below the v ccrestart level (5 v). because of the long time needed by the v cc capacitor to drop to 5 v, the duration of the no- load operation increases, thus decreasing the power dissipation and the stress of the power components. this sequence is repeated until the short is removed following which normal operation of the converter is automatically resumed. another comparator, whose threshold is 1.5 v and dedicated to protecting the circuit in case of transformer saturation or secondary diodes short, is also provided. if the voltage on the cs pin (#7) exceeds this threshold two cons ecutive times, the ic immediately shuts down and latches off. this is intended to prevent spur ious activation of the protection in case of temporary disturbances, for example during th e immunity tests. even in this case the ic operation is resumed as soon as the v cc voltage drops below 5 v. in this way a hiccup mode operation is still obtained, avoiding consequent failur es due to overheating of the power components. overvoltage protection pin #11 (zcd) is connected to th e auxiliary winding by a resist or divider. it implements the ovp against feedback network failures. when the zcd pin voltage exceeds 5 v the ic is shut down. this protection can be set as latched or auto-restart by the user with no additional components. on the board it is se t as latched, therefore operations can resume after a mains recycling. AN2941 main characteristics and circuit description doc id 15447 rev 4 11/37 overtemperature protection thermistor r58, connected to l6566a dis pin (# 8), provides for a thermal protection of the flyback mosfet (q5). the l6563s pwm_latc h pin (activated in case of pfc loop failures or pfc inductor saturation) is connecte d to l6566a dis pin too. in case of pfc latching failure, the flyback converter activi ty is latched too. to maintain this state , an internal circuitry of the l6566a monitors the v cc and periodically reactivate s the hv current source to supply the ic, while the l6563s remains ina ctive after latching becau se it is no longer powered via the vcc_pfc pin that has been opened by the internal l6566a logic. standby power savings the l6566a implements a current mode control, thus it monitors the output power by pin comp whose level is proportional to the load. thus, when the voltage on pin comp falls below an internal threshold, the controller is disabled and its consumption reduced. normal operation restarts as soon as the comp voltage rises again. in this way a low consumption burst mode operation is obtained. on this board, because the flybac k stage acts as master , it has been electrically designed to operate over the entire mains voltage range. this solution allows turning off the pfc controller during no-load operation, saving power. as soon as the comp level falls below the burst mode threshold, the l6566a stops supplying the pfc controller, disabling vcc_pfc pin and reducing the pfc consumption to almost zero as already explained, minimizing the overall consumption of the converter. main characteristics and circuit description AN2941 12/37 doc id 15447 rev 4 figure 5. electrical diagram 9 # $ 9 d f 5 . 5 . 5 5 5 5 5 0 5 0 ' 6 7 7 + ' 6 7 7 + , 1 9 & |